IS43DR81280B-25DBLI

ISSI
870-43DR81280B25DBLI
IS43DR81280B-25DBLI

Mfr.:

Description:
DRAM 1G (128Mx8) 400MHz 1.8v DDR2 SDRAM

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 173

Stock:
173 Can Dispatch Immediately
Factory Lead Time:
8 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1   Maximum: 200
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:

Pricing (EUR)

Qty. Unit Price
Ext. Price
10,64 € 10,64 €
9,88 € 98,80 €
9,58 € 239,50 €
9,35 € 467,50 €
9,12 € 912,00 €

Product Attribute Attribute Value Select Attribute
ISSI
Product Category: DRAM
RoHS:  
SDRAM - DDR2
1 Gbit
8 bit
400 MHz
BGA-60
128 M x 8
400 ps
1.7 V
1.9 V
- 40 C
+ 85 C
IS43DR81280B
Tray
Brand: ISSI
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: TW
Moisture Sensitive: Yes
Mounting Style: SMD/SMT
Product Type: DRAM
Factory Pack Quantity: 242
Subcategory: Memory & Data Storage
Supply Current - Max: 115 mA
Unit Weight: 7,396 g
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

CNHTS:
8542329010
USHTS:
8542320032
JPHTS:
854232021
KRHTS:
8542321010
MXHTS:
8542320201
ECCN:
EAR99

DDR2 SDRAM

ISSI DDR2 SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double-data-rate architecture is essentially a 4n-prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O balls. ISSI DDR2 SDRAM has on-die termination (ODT) and programmable burst lengths of 4 or 8. The on-chip DLL aligns DQ and DQs transitions with CK transitions. 

IS43DR16160A 16Mx16 DDR2 SDRAM

ISSI IS43DR16160A 16Mx16 DDR2 SDRAM is a Double Data Rate (DDR) Synchronous DRAM (SDRAM) organized as 4M x 16 bits x 4 banks. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 4N prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O balls.